



# Very Low Power/Voltage CMOS SRAM 256K X 8 bit

## BS62LV2001

### ■ FEATURES

- Wide Vcc operation voltage : 2.4V ~ 5.5V
- Very low power consumption :
  - Vcc = 3.0V C-grade : 20mA (Max.) operating current  
I- grade : 25mA (Max.) operating current  
0.1uA (Typ.) CMOS standby current
  - Vcc = 5.0V C-grade : 35mA (Max.) operating current  
I- grade : 40mA (Max.) operating current  
0.6uA (Typ.) CMOS standby current
- High speed access time :
  - 70 70ns(Max.) at Vcc = 3.0V
  - 10 100ns(Max.) at Vcc = 3.0V
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE2, CE1, and OE options
- All I/O pins are 3V/5V tolerant


### ■ DESCRIPTION

The BS62LV2001 is a high performance, very low power CMOS Static Random Access Memory organized as 262,144 words by 8 bits and operates in a wide range of 2.4V to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.1uA and maximum access time of 70ns in 3V operation. Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers. The BS62LV2001 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The BS62LV2001 is available in DICE form, JEDEC standard 32 pin 450mil Plastic SOP, 8mmx13.4mm STSOP, and 8mmx20mm TSOP.


### ■ PRODUCT FAMILY

PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	POWER DISSIPATION					PKG TYPE
				STANDBY (ICCSB1, Max)		Operating (ICC, Max)			
				Vcc=3V	Vcc=5V	Vcc=3V	Vcc=5V	Vcc=3V	
BS62LV2001TC	+0°C to +70°C	2.4V ~ 5.5V	70 / 100	6 uA	0.7uA	35mA	20mA	TSOP - 32	
BS62LV2001STC								STSOP - 32	
BS62LV2001SC								SOP - 32	
BS62LV2001DC								DICE	
BS62LV2001TI	-40°C to +85°C	2.4V ~ 5.5V	70 / 100	25uA	1.5uA	40mA	25mA	TSOP - 32	
BS62LV2001STI								STSOP - 32	
BS62LV2001SI								SOP - 32	
BS62LV2001DI								DICE	

### ■ PIN CONFIGURATIONS



### ■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.

**■ PIN DESCRIPTIONS**

Name	Function
<b>A0-A17 Address Input</b>	These 18 address inputs select one of the 262,144 x 8-bit words in the RAM
<b><math>\overline{CE1}</math> Chip Enable 1 Input CE2 Chip Enable 2 Input</b>	$\overline{CE1}$ is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
<b><math>\overline{WE}</math> Write Enable Input</b>	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
<b><math>\overline{OE}</math> Output Enable Input</b>	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
<b>DQ0 – DQ7 Data Input/Output Ports</b>	These 8 bi-directional ports are used to read data from or write data into the RAM.
<b>Vcc</b>	Power Supply
<b>Gnd</b>	Ground

**■ TRUTH TABLE**

MODE	$\overline{WE}$	$\overline{CE1}$	CE2	$\overline{OE}$	I/O OPERATION	Vcc CURRENT
Not selected (Power Down)	X	H	X	X	High Z	$I_{CCSB}, I_{CCSB1}$
	X	X	L	X		
Output Disabled	H	L	H	H	High Z	$I_{CC}$
Read	H	L	H	L	DOUT	$I_{CC}$
Write	L	L	H	X	DIN	$I_{CC}$

**■ ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T BIAS	Temperature Under Bias	-40 to +125	°C
T STG	Storage Temperature	-60 to +150	°C
P T	Power Dissipation	1.0	W
I OUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**■ OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 °C to +70 °C	2.4V ~ 5.5V
Industrial	-40 °C to +85 °C	2.4V ~ 5.5V

**■ CAPACITANCE <sup>(1)</sup> (TA = 25°C, f = 1.0 MHz)**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.

**DC ELECTRICAL CHARACTERISTICS ( TA = 0°C to + 70°C )**

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNITS
V <sub>IL</sub>	Guaranteed Input Low Voltage <sup>(2)</sup>	V <sub>CC</sub> = 3.0V V <sub>CC</sub> = 5.0V	-0.5	--	0.8	V
V <sub>IH</sub>	Guaranteed Input High Voltage <sup>(2)</sup>		V <sub>CC</sub> = 3.0V V <sub>CC</sub> = 5.0V	2.0 2.2	--	V <sub>CC</sub> +0.2
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0V to V <sub>CC</sub>	--	--	1	uA
I <sub>OL</sub>	Output Leakage Current	V <sub>CC</sub> = Max, $\overline{CE1} = V_{IH}$ , CE2 = V <sub>IL</sub> , or $\overline{OE} = V_{IH}$ , V <sub>IO</sub> = 0V to V <sub>CC</sub>	--	--	1	uA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Max, I <sub>OL</sub> = 2mA	--	--	0.4	V
V <sub>OH</sub>	Output High Voltage		V <sub>CC</sub> = Min, I <sub>OH</sub> = -1mA	2.4	--	--
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CE1} = V_{IL}$ , or CE2 = V <sub>IH</sub> , I <sub>DQ</sub> = 0mA, F = Fmax <sup>(3)</sup>	V <sub>CC</sub> = 3.0V	--	20	mA
			V <sub>CC</sub> = 5.0V	--	35	
I <sub>CCSB</sub>	Standby Current-TTL	$\overline{CE1} = V_{IH}$ , or CE2 = V <sub>IL</sub> , I <sub>DQ</sub> = 0mA, F = Fmax <sup>(3)</sup>	V <sub>CC</sub> = 3.0V	--	1	mA
			V <sub>CC</sub> = 5.0V	--	2	
I <sub>CCSB1</sub>	Standby Current-CMOS	$\overline{CE1} \geq V_{CC} - 0.2V$ , CE2 $\leq 0.2V$ , V <sub>IN</sub> $\geq V_{CC} - 0.2V$ or V <sub>IN</sub> $\leq 0.2V$	V <sub>CC</sub> = 3.0V	--	0.1	uA
			V <sub>CC</sub> = 5.0V	--	0.6	

1. Typical characteristics are at TA = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.



3. Fmax = 1/t<sub>RC</sub>.

**DATA RETENTION CHARACTERISTICS ( TA = 0°C to + 70°C )**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNITS
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	$\overline{CE1} \geq V_{CC} - 0.2V$ , CE2 $\leq 0.2V$ , V <sub>IN</sub> $\geq V_{CC} - 0.2V$ or V <sub>IN</sub> $\leq 0.2V$	1.5	--	--	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE1} \geq V_{CC} - 0.2V$ , CE2 $\leq 0.2V$ , V <sub>IN</sub> $\geq V_{CC} - 0.2V$ or V <sub>IN</sub> $\leq 0.2V$	--	0.01	0.5	uA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t <sub>R</sub>	Operation Recovery Time		T <sub>RC</sub> <sup>(2)</sup>	--	--	ns



1. V<sub>CC</sub> = 1.5V, T<sub>A</sub> = + 25°C






2. t<sub>RC</sub> = Read Cycle Time

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (1) (  $\overline{CE1}$  Controlled )**

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (2) ( CE2 Controlled )**


**AC TEST CONDITIONS**




Input Pulse Levels	V <sub>cc</sub> /0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	0.5V <sub>cc</sub>

**AC TEST LOADS AND WAVEFORMS**

**FIGURE 2**
**KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

**AC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C, V<sub>cc</sub> = 3.0V)**
**READ CYCLE**


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS62LV2001-70			BS62LV2001-10			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time	70	--	--	100	--	--	ns
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time	--	--	70	--	--	100	ns
t <sub>E1LQV</sub>	t <sub>ACS1</sub>	Chip Select Access Time (CE1)	--	--	70	--	--	100	ns
t <sub>E2HOV</sub>	t <sub>ACS2</sub>	Chip Select Access Time (CE2)	--	--	70	--	--	100	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Valid	--	--	35	--	--	50	ns
t <sub>E1LQX</sub>	t <sub>CLZ1</sub>	Chip Select to Output Low Z (CE1)	10	--	--	15	--	--	ns
t <sub>E2HOX</sub>	t <sub>CLZ2</sub>	Chip Select to Output Low Z (CE2)	10	--	--	15	--	--	ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output in Low Z	10	--	--	15	--	--	ns
t <sub>E1HQZ</sub>	t <sub>CHZ1</sub>	Chip Deselect to Output in High Z (CE1)	0	--	35	0	--	40	ns
t <sub>E2HQZ</sub>	t <sub>CHZ1</sub>	Chip Deselect to Output in High Z (CE2)	0	--	35	0	--	40	ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Disable to Output in High Z	0	--	30	0	--	35	ns
t <sub>AXOX</sub>	t <sub>OH</sub>	Output Disable to Output Address Change	10	--	--	15	--	--	ns


**SWITCHING WAVEFORMS (READ CYCLE)**
**READ CYCLE1 (1,2,4)**

**READ CYCLE2 (1,3,4)**

**READ CYCLE3 (1,4)**

**NOTES:**

1. WE is high for read Cycle.
2. Device is continuously selected when  $\overline{CE1} = V_{IL}$  and  $CE2 = V_{IH}$ .
3. Address valid prior to or coincident with  $\overline{CE1}$  transition low and/or  $CE2$  transition high.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 500mV$  from steady state with  $C_L = 5pF$  as shown in Figure 1B. The parameter is guaranteed but not 100% tested.



**■ AC ELECTRICAL CHARACTERISTICS ( TA = 0°C to + 70°C, Vcc = 3.0V )**
**WRITE CYCLE**

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS62LV2001-70			BS62LV2001-10			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
$t_{AVAX}$	$t_{WC}$	Write Cycle Time	70	--	--	100	--	--	ns
$t_{E1LWH}$	$t_{CW}$	Chip Select to End of Write	70	--	--	100	--	--	ns
$t_{AVWL}$	$t_{AS}$	Address Set up Time	0	--	--	0	--	--	ns
$t_{AWWH}$	$t_{AW}$	Address Valid to End of Write	70	--	--	100	--	--	ns
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	35	--	--	50	--	--	ns
$t_{WHAX}$	$t_{WR1}$	Write Recovery Time ( $\overline{CE1}$ , $\overline{WE}$ )	0	--	--	0	--	--	ns
$t_{E2LAX}$	$t_{WR2}$	Write Recovery Time (CE2)	0	--	--	0	--	--	ns
$t_{WLOZ}$	$t_{WHZ}$	Write to Output in High Z	0	--	30	0	--	40	ns
$t_{DVWH}$	$t_{DW}$	Data to Write Time Overlap	30	--	--	40	--	--	ns
$t_{WHDX}$	$t_{DH}$	Data Hold from Write Time	0	--	--	0	--	--	ns
$t_{GHOZ}$	$t_{OHZ}$	Output Disable to Output in High Z	0	--	30	0	--	40	ns
$t_{WHQX}$	$t_{OW}$	End of Write to Output Active	5	--	--	10	--	--	ns

**■ SWITCHING WAVEFORMS (WRITE CYCLE)**
**WRITE CYCLE1<sup>(1)</sup>**


**WRITE CYCLE2 (1,6)**

**NOTES:**


1.  $\overline{WE}$  must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of  $\overline{CE1}$  and CE2 active and  $\overline{WE}$  low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3.  $t_{WR2}$  is measured from the earlier of  $\overline{CE1}$  or  $\overline{WE}$  going high or CE2 going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the  $\overline{CE1}$  low transition or the CE2 high transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output remain in a high impedance state.
6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $D_{OUT}$  is the same phase of write data of this write cycle.
8.  $D_{OUT}$  is the read data of next address.
9. If  $\overline{CE1}$  is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured  $\pm 500mV$  from steady state with  $C_L = 5pF$  as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11.  $t_{CW}$  is measured from the later of  $\overline{CE1}$  going low or CE2 going high to the end of write.

**ORDERING INFORMATION**



UNIT	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.009± 0.002	0.22± 0.05
b1	0.008± 0.001	0.20± 0.03
c	0.004 ~ 0.008	0.10 ~ 0.21
c1	0.004 ~ 0.006	0.10 ~ 0.16
D	0.465± 0.004	11.80± 0.10
E	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.528± 0.008	13.40± 0.20
L	0.0197 <sup>+0.008</sup> / <sub>-0.004</sub>	0.50 <sup>+0.2</sup> / <sub>-0.1</sub>
L1	0.0315± 0.004	0.80± 0.10
y	0.004 Max.	0.1 Max.
θ	0° ~ 8°	0° ~ 8°

**STSOP - 32**



**■ PACKAGE DIMENSIONS (continued)**

**TSOP - 32**

SYMBOL	UNIT	INCH	MM
A		0.0433± 0.004	1.10± 0.10
A1		0.004± 0.002	0.10± 0.05
A2		0.039± 0.002	1.00± 0.05
b		0.009± 0.002	0.22± 0.05
b1		0.008± 0.001	0.20± 0.03
c		0.004 ~ 0.008	0.10 ~ 0.21
c1		0.004 ~ 0.006	0.10 ~ 0.16
D		0.724± 0.004	18.40± 0.10
E		0.315± 0.004	8.00± 0.10
e		0.020± 0.004	0.50± 0.10
HD		0.787± 0.008	20.00± 0.20
L		0.0197 <sup>+0.008</sup> / <sub>-0.004</sub>	0.50 <sup>+0.2</sup> / <sub>-0.1</sub>
L1		0.0315± 0.004	0.80± 0.10
y		0.004 Max.	0.1 Max.
θ		0° ~ 8°	0° ~ 8°


**SOP - 32**

SYMBOL	UNIT	INCH	MM
A		0.111±0.007	2.821±0.176
A1		0.009±0.005	0.229±0.127
A2		0.1055±0.0055	2.680±0.140
b		0.014 ~ 0.020	0.35 ~ 0.50
b1		0.014 ~ 0.018	0.35 ~ 0.46
c		0.006 ~ 0.012	0.15 ~ 0.32
c1		0.006 ~ 0.011	0.15 ~ 0.28
D		0.805±0.005	20.447±0.127
E		0.445±0.005	11.303±0.127
E1		0.555±0.012	14.097±0.305
e		0.050±0.006	1.270±0.152
L		0.033±0.010	0.834±0.25
L1		0.055±0.008	1.397±0.203
y		0.004 Max.	0.1 Max.
θ		0° ~ 10°	0° ~ 10°

**REVISION HISTORY**

<b>Revision</b>	<b>Description</b>	<b>Date</b>	<b>Note</b>
<b>2.2</b>	<b>2001 Data Sheet release</b>	<b>Apr. 15, 2001</b>	
<b>2.3</b>	<b>Modify Standby Current (Typ. and Max.)</b>	<b>Jun. 29, 2001</b>	
<b>2.4</b>	<b>To add DICE form</b>	<b>March 06,2002</b>	
<b>2.5</b>	<b>Modify some AC parameters. Modify 5V ICCSB1_Max(I-grade) from 10uA to 25uA.</b>	<b>April,11,2002</b>	

This datasheet has been downloaded from:

[www.DatasheetCatalog.com](http://www.DatasheetCatalog.com)

Datasheets for electronic components.